



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/537,518	06/03/2005	Robertus Theodorus Franciscus Van Schaijk	BE02 0039 US	3563
65913	7550	02/13/2008		
NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			EXAMINER COLEMAN, WILLIAM D	
			ART UNIT 2823	PAPER NUMBER
			NOTIFICATION DATE 02/13/2008	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

### Office Action Summary

**Application No.**

10/537,518

**Applicant(s)**

VAN SCHAIJK ET AL.

**Examiner**

W. David Coleman

**Art Unit**

2823

**Period for Reply** -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 05 December 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,2,6-12 and 14-16 is/are rejected.
- 7) ☒ Claim(s) 3,5 and 13 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/S508)
- 4) ☐ Interview Summary (PTO-413)
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_
- Paper No(s)/Mail Date \_\_\_\_\_

**DETAILED ACTION**

***Response to Arguments***

1. Applicant's arguments with respect to claims 1-16 have been considered but are moot in view of the new ground(s) of rejection.





***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 2, 4 and 6-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mori et al., U.S. Patent Application Publication 2002/0093073 A1 in view of Nakamura et al., U.S. Patent 6,222,225 B1.

4. Mori discloses a semiconductor process substantially as claimed. See **FIGS. 1A-23D**, where Mori teaches the following limitations.




5. Pertaining to claims 1 and 11, Mori teaches a method for manufacturing a floating gate type semiconductor device on a substrate having a surface, the method comprising:

forming, on the substrate surface **1**, a stack comprising an insulating film **31,32** and **33**, a first layer of floating gate material **41, 42** and **43** and a layer of sacrificial material **91, 92** and **93**

forming at least one isolation zone **21, 22, 23** and **24** through the stack and into the substrate,

the first layer of floating gate material thereby having a top surface and sidewalls,

removing the sacrificial material **91**, thus leaving a cavity defined by the isolation zones and the top surface of the first layer of floating gate material. However, Mori fails to completely filling the cavity with a second layer of floating gate material **51, 52, 53, 54**, the first layer of floating gate material and the second layer of floating gate material thus forming together a floating gate. Nakamura teaches completely filling the cavity with the second layer of floating gate material. In view of Nakamura, it would have been obvious to one of ordinary skill in the art to completely fill the cavity with the second layer of floating gate material in the Mori semiconductor process because depositing the second floating gate material is not only limited to partially filling the cavity, but completely filling the cavity can obviously be performed to obtain a semiconductor memory device.



6. Pertaining to claim 2, Mori in view of Nakamura teaches a method according to claim 1, further more comprising, after filling the cavity, partially removing the isolation zones so as to expose part of the sidewalls of the floating gate (see FIG. 8A).
7. Pertaining to claim 3, Mori teaches a method according to claim 2,
8. Pertaining to claim 4, Mori in view of Nakamura teaches the method according to claim 1, furthermore comprising the step of forming a control gate and an interlayer dielectric between the floating gate and the control gate.
9. Pertaining to claim 6, Mori in view of Nakamura teaches the method according to claim 1, wherein the sacrificial material is any of a nitride layer, an oxide layer or a silicon carbide layer (please note that the instant material is a silicon nitride see [0052]).
10. Pertaining to claim 7, Mori in view of Nakamura teaches the method according to claim 1, further comprising , after filling the cavity, removing floating gate material present outside the cavity (please note that Mori removes portions of the second floating gate material).
11. Pertaining to claim 8, Mori in view of Nakamura teaches the method according to claim 1, wherein the first layer of floating gate material and the second layer of floating gate material are the same material.

12. Pertaining to claim 9, Mori teaches a floating gate type semiconductor device, comprising:

a substrate having a surface,

a stack of layers on the surface comprising an insulating film, a first layer of floating gate material having a top surface, and

a second layer of separately deposited floating gate material on said first layer of floating gate material. However, Mori fails to disclose completely covering the top surface of the first layer, the first and second layers forming together a floating gate. Nakamura teaches completely covering the top surface of the first layer with the first and second layers forming together a floating gate electrode. In view of Nakamura, it would have been obvious to one of ordinary skill in the art to completely cover the first layer of floating gate material with a second layer of floating gate material because Nakamura discloses that the second gate material is not limited to a partial covering step in the process of forming a semiconductor memory device.

13. Pertaining to claim 10, Mori in view of Nakamura teaches a non-volatile memory including the semiconductor device according to claim 9.

14. Pertaining to claim 12, Mori in view of Nakamura teaches a method according to claim 11, further comprising forming a control gate and an interlayer dielectric between the floating gate and the control gate.

15. Pertaining to claim 14, Mori in view of Nakamura teaches a method according to claim 11, wherein the sacrificial material is any of the a nitride layer, an oxide layer or a silicon carbide layer.

16. Pertaining to claim 15, Mori in view of Nakamura teaches a method according to claim 11, further comprising, after filling the cavity, removing floating gate material present outside the cavity.

17. Pertaining to claim 16, Mori in view of Nakamura teaches a method according to claim 11, wherein the first layer of floating gate material and the second layer of floating gate material are the same material.

#### *Objections*

18. Claims 3, 5 and 13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### *Conclusion*

19. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37



CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 571-272-1856. The examiner can normally be reached on Monday-Friday 9:00 AM - 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

W. David Coleman  
Primary Examiner  
Art Unit 2823

WDC

/W. David Coleman/  
Primary Examiner, Art Unit 2823  
20.

